

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/084,563	02/26/2002	Sergey Lopatin	P1410	7966		
7:	590 04/09/2003					
LaRiviere, Grubman & Payne, LLP			EXAMINER			
P.O. Box 3140 Monterey, CA			LEE, HSIE	LEE, HSIEN MING		
			ART UNIT	PAPER NUMBER		
			2823	4		
			DATE MAILED: 04/09/2003	DATE MAILED: 04/09/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

			-1
	Application No.	Applicant(s)	1
	10/084,563	LOPATIN ET AL.	
Office Action Summary	Examiner	Art Unit	
	Hsien-Ming Lee	2823	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be timed within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely, the mailing date of this communication, O (35 U.S.C. § 133).	
1) Responsive to communication(s) filed on			
	· is action is non-final.		
3) Since this application is in condition for allowa		osecution as to the merits is	
closed in accordance with the practice under			
Disposition of Claims			
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application			
4a) Of the above claim(s) is/are withdray	vn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-20</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or Application Papers	r election requirement.		
9)☐ The specification is objected to by the Examiner	-		
10) The drawing(s) filed on 3/8/02 is/are: a) accept	·· oted or h)□ objected to by the Exam	miner	
Applicant may not request that any objection to the			
11) The proposed drawing correction filed on			
If approved, corrected drawings are required in rep		·	
12)☐ The oath or declaration is objected to by the Exa	aminer.		
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority documents	s have been received.		
2. Certified copies of the priority documents	s have been received in Application	on No	
3. Copies of the certified copies of the prior application from the International Bur		d in this National Stage	
* See the attached detailed Office action for a list of		d.	
14) Acknowledgment is made of a claim for domestic	c priority under 35 U.S.C. § 119(e	e) (to a provisional application	1).
 a) The translation of the foreign language pro 15) Acknowledgment is made of a claim for domesting 			
Attachment(s)	-		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 3	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)	

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-6 and 10-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Krishnamoorthy et al. (US 6,486,533) in view of Miyafuji et al. (US 6,313,064).

In re claim 1, Krishnamoorthy et al. teach the claimed method of fabricating a semiconductor device, having a reduced-oxygen copper-zinc (Cu-Zn) alloy filled dual-inlaid interconnect structure formed on a copper (Cu) surface formed by electroplating the Cu surface in a chemical solution, comprising the steps of;

- providing a semiconductor substrate having a Cu surface 35 (i.e. a bonding layer; col.4, lines 60-64) formed in a via (Fig.1);
- providing a chemical solution (i.e. an electroplating solution);
- electroplating the Cu surface 35 in the chemical solution, thereby forming a Cu-Zn alloy
 40 fill in the via and on the Cu surface 35 (Fig.1);
- rinsing the Cu-Zn alloy fill 40 in a solvent stored in a rinsing chamber (col.9, lines 33-37);
- drying the Cu-Zn alloy fill 40 under a gaseous flow (col.9, lines 33-44);
- annealing the Cu-Zn alloy fill 40 formed in the via and on the Cu surface 35 (col.5, line
 61 through col.6, line 6), thereby forming a post-annealed Cu-Zn alloy fill;

Art Unit: 2823

 planarizing the post-annealed Cu-Zn alloy fill and the Cu surface 35, thereby completing formation of the post-annealed Cu-Zn alloy filled dual-inlaid interconnect structure (Fig.1); and

• completing formation of the semiconductor device.

Krishnamoorthy et al. is silent as to the post-annealed Cu-Zn alloy being the claimed reduced-oxygen Cu-Zn alloy.

However, one of the ordinary skill in the art would have recognized that the post-annealed Cu-Zn alloy is nothing but the reduced-oxygen Cu-Zn alloy, in light of the teachings of Miyafuji et al. In particular, Miyafuji et al. in an analogous art of Cu-Zn alloy formation suggest that by subjecting the Cu-Zn alloy to a heat treatment (i.e. the annealing) at a proper temperature the Zn in the Cu-Zn alloy would oxidize as ZnO due to the fact that Zn has far more intense affinity with oxygen than Cu. In other words, by subjecting to the heat treatment (i.e. the annealing) oxygen concentration in the Cu-Zn alloy would reduce, i.e. producing the reduced-oxygen Cu-Zn alloy.

Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to appreciate that the post-annealed Cu-Zn alloy of Krishnamoorthy et al. is the claimed reduced-oxygen Cu-Zn alloy since it is the inherent consequence of the annealing, as evidenced by Miyafuji et al.

In re claims 2-4, 12, 13 and 14, Krishnamoorthy et al. teach that the chemical solution (i.e. the electroplating solution) is nontoxic and aqueous, and wherein the chemical solution comprises: at least one zinc (Zn) ion source for providing a plurality of Zn ions such as ZnSO₄; at least one copper (Cu) ion source for providing a plurality of Cu ions such as copper sulfate

Art Unit: 2823

(CuSO₄); at least one complexing agent for complexing the plurality of Cu ions such as EDTA; at least one pH adjuster such as ammonium hydroxide; at least one wetting agent for stabilizing the chemical solution such as organic additives, all being dissolved in a volume of delonized (DI) water. (col. 6, line 27 through col.7, line 29; col.8, lines 56-58).

In re claims 5, 6, 15 and 16, Krishnamoorthy et al. further teach that said electroplating step comprises using an electroplating apparatus (i.e. electroplating reactor, col.9, lines 12-14), and wherein said electroplating apparatus comprises: (a) a cathode-wafer 30; (b) an anode; (c) an electroplating vessel; and (d) a voltage source; and the cathode-wafer 30 comprises the Cu surface, and the anode comprises at least one material selected from copper (col.7, lines 53-53-58).

In re claim 10, Krishnamoorthy et al also teach that the annealing steps are performed in a temperature range of approximately 150C to approximately 450C (i.e. 250 ~350C; col.6, lines 7-26), and the annealing steps are performed for a duration range of approximately 0.5 minutes to approximately 60 minutes (i.e. 30 minutes)(col.6, lines 4-6).

In re claim 11, Krishnamoorthy et al. in view of Miyafuji et al. also teach the claimed semiconductor device, having a reduced-oxygen copper-zinc (Cu-Zn) alloy filled dual-inlaid interconnect structure formed on a copper (Cu) surface formed by electroplating the Cu surface in a chemical solution, fabricated by the method as stated above.

3. Claims 1, 2, 4-7, 11, 12 and 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US 2002/0008034 A1) in view of Miyafuji et al. (US 6,313,064).

In re claim 1, Chen et al. teach the claimed method of fabricating a semiconductor device, having a reduced-oxygen copper-zinc (Cu-Zn) alloy filled dual-inlaid interconnect structure

Art Unit: 2823

formed on a copper (Cu) surface formed by electroplating the Cu surface in a chemical solution, comprising the steps of;

- providing a semiconductor substrate having a Cu surface 15 (i.e. a copper seed layer)
 formed in a via 5 (Fig.2B);
- providing a chemical solution (i.e. an electroplating solution);
- electroplating the Cu surface 15 in the chemical solution, thereby forming a Cu-Zn alloy 18 fill in the via 5 and on the Cu surface 15 (Fig. 2C and paragraph [0067]);
- rinsing the Cu-Zn alloy fill in a solvent (paragraphs [0082] and [0179]);
- drying the Cu-Zn alloy fill under a gaseous flow (paragraphs [0082] and [0179]);
- annealing (i.e. via a thermal processing step) the Cu-Zn alloy fill 18 formed in the via 5
 and on the Cu surface 15 (paragraphs [0069] and [0094], thereby forming a post-annealed
 Cu-Zn alloy fill;
- planarizing the post-annealed Cu-Zn alloy fill and the Cu surface 15, thereby completing
 formation of the post-annealed Cu-Zn alloy filled dual-inlaid interconnect structure (Figs.
 2D-2E); and
- completing formation of the semiconductor device.

Chen et al. is silent as to the post-annealed Cu-Zn alloy being the claimed reduced-oxygen Cu-Zn alloy.

However, one of the ordinary skill in the art would have recognized that the post-annealed Cu-Zn alloy is nothing but the reduced-oxygen Cu-Zn alloy, in light of the teachings of Miyafuji et al.. In particular, Miyafuji et al. in an analogous art of Cu-Zn alloy formation suggest that by subjecting the Cu-Zn alloy to a heat treatment (i.e. the annealing) at a proper temperature the Zn

Art Unit: 2823

in the Cu-Zn alloy would oxidize as ZnO due to the fact that Zn has far more intense affinity with oxygen than Cu. In other words, by subjecting to the heat treatment (i.e. the annealing) oxygen concentration in the Cu-Zn alloy would <u>reduce</u>, i.e. producing the reduced-oxygen Cu-Zn alloy.

Therefore, it would have been obvious to one of the ordinary skill in the art at the time the invention was made to appreciate that the post-annealed Cu-Zn alloy of Chen et al. is the claimed reduced-oxygen Cu-Zn alloy since it is an inherent consequence of the annealing, as evidenced by Miyafuji et al.

In re claims 2 and 12, Chen et al. teach that the chemical solution (i.e. the electroplating solution; paragraphs [0071]-[0095]) is nontoxic and aqueous (i.e. alkaline bath), and wherein the chemical solution comprises: at least one zinc (Zn) ion source for providing a plurality of Zn ions; at least one copper (Cu) ion source for providing a plurality of Cu ions such as copper sulfate (paragraph [0073]); at least one complexing agent for complexing the plurality of Cu ions such as EDTA (paragraph [0078]); at least one pH adjuster such as ammonium hydroxide (paragraph [0079]); at least one wetting agent for stabilizing the chemical solution such as organic additives (paragraph [0095]), all being dissolved in a volume of delonized (DI) water.

In re claims 4 and 14, Chen et al. teach that at least one copper (Cu) ion source comprising copper sulfate (CuSO₄). (paragraph [0073])

In re claims 5, 6, 15 and 16, Chen et al. teach that said electroplating step comprises using an electroplating apparatus 25 as shown in Fig.3, and wherein said electroplating apparatus 25 comprises: (a) a cathode-wafer 30; (b) an anode 50; (c) an electroplating vessel; and (d) a voltage source 45; and the cathode-wafer 30 comprises the Cu surface, and the anode 50 comprises at

Art Unit: 2823

least one material selected from a group consisting essentially of copper (Cu) and copper-zinc alloy (Cu-Zn, i.e., brass).

In re claim 11, Chen et al. in view of Miyafuji et al. also teach the claimed semiconductor device, having a reduced-oxygen copper-zinc (Cu-Zn) alloy filled dual-inlaid interconnect structure formed on a copper (Cu) surface formed by electroplating the Cu surface in a chemical solution, fabricated by the method as stated above.

In re claims 7 and 17, Chen et al. also teach that said semiconductor substrate further comprises a barrier layer 10 (Fig.2A) formed in the via 5 under said Cu surface 15, and wherein the barrier layer comprises tantalum nitride (TaN). (paragraph [0060]).

4. Claims 8, 9, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US '034) in view of Miyafuji et al. (US '064) as applied to claims 1, 2, 4-7, 11, 12 and 14-17 above, and further in view of Dubin et al. (US 2002/0084529).

In re claims 8 and 18, Chen et al. in view of Miyafuji et al. substantially teach the claimed method and the device as stated above but fails to teach comprising an underlayer formed on the barrier layer, wherein said underlayer comprises at least one material selected from a group consisting essentially of tin (Sn) and palladium (Pd), and wherein said Cu surface is formed over said barrier layer and on said underlayer.

However, Dubin et al. in an analogous art (Fig.6) teach steps of: (1) forming a barrier layer 240 in a via; (2) forming an underlying layer 280A (i.e. a shut material layer) comprising tin on the barrier layer 240 (paragraphs [0039] and [0031]); (3) forming a Cu surface 290 (i.e. copper seed layer) over the barrier layer 240 and on the underlying layer 280A; and (4) forming an electroplated Cu-Zn alloy 260 on the Cu surface 290.

Art Unit: 2823

Therefore, one of the ordinary skill in the art at the time the invention was made would have been motivated to comprise the underlying layer formed on the barrier layer as taught by Dubin et al. and then to proceed the subsequent formation of the Cu-Zn alloy in the via and on the Cu surface as taught by Chen et al. since by comprising the underlying layer between the barrier layer and the Cu surface it would improve electromigration performance of the semiconductor device. (paragraph [0044], Dubin et al.)

In re claims 9 and 19, Chen et al. teach that the Cu surface 15 comprises a thickness range of approximately 50~500 Å (paragraph [0062]), which is within the claimed range. As far as the selections of the thickness of the underlying layer, the barrier layer and the Cu-Zn alloy are concerned, it is obvious to one of the ordinary skill in the art because it is a matter of determining optimum process condition by routine experimentation. In re Jones, 162 USPQ 224 (CCPA 1955)(the selection of optimum ranges within prior art general conditions is obvious) and In re Boesch, 205 USPQ 215 (CCPA 1980)(discovery of optimum value of result effective variable in a known process is obvious). For example, the thickness of the barrier layer can be optimized to thin enough to inhibit material diffusion between adjacent layers (paragraph [0023], Dubin et al.). The thickness of the underlying layer can be selected at a proper range to enough enhance the electromigration performance of the semiconductor device but not to compromise the step coverage in the via (paragraph [0044], Dubin et al.). In addition, the thickness of the Cu-Zn alloy can be optimized to repair or enhance the Cu surface but not too thick to interfere the subsequent metal filling. (paragraph [0065], Chen et al.) In this case, applicants are required to demonstrate the criticality, generally by showing that the claimed thickness would achieve unexpected results relative to the prior art range. See M.P.E.P 2144.05 III

Art Unit: 2823

Double Patenting

5. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

- 6. Claim 20 is rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claim 1 of U.S. Patent No. 6,515,368. Although the conflicting claims are not identical, they are not patentably distinct from each other because the Patent and the application are claiming common subject matter regardless the obvious variation, wherein the obvious variation refers to the Patent reciting "Cu-Zn alloy thin film", whereas the application reciting "Cu-Zn alloy fill."
- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsien-Ming Lee whose telephone number is 703-305-7341. The examiner can normally be reached on M-F (9:00 \sim 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 703-306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Application/Control Number: 10/084,563 Page 10

Art Unit: 2823

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Hsien-Ming Lee Examiner Art Unit 2823

April 2, 2003